The Binary Pulse Compression system installed at SLAC was tested using two klystrons, one with 10 MW and the other with 34 MW output. By compressing 560-ns klystron pulses into 70 ns, the measured BPC output was 175 MW, limited by the available power from the two klystrons. This output was used to provide 100-MW input to a 30-cell X-band structure in which a lOO-MV/m gradient was obtained. This system, using the higher klystron outputs expected in the future has the potential to deliver the 350 MW needed to obtain 100 MV/m gradients in the 1.8-m NLC prototype structure. This note describes the timing, triggering, and phase coding used in the twoklystron experiment, and the expected and measured network response to three-or two-stage modulation.
INTRODUCTION
The Binary Pulse Compression (BPC) system [l] consists of a BPC network and its appropriately modulated drive. A BPC network consists of one or more stages. Each stage consists of a hybrid whose two isolated ports are used as inputs and the remaining two ports as outputs with one output port followed by a delay line. The delays decrease in a binary fashion, with the last delay equal to the output pulse width.
Because more klystrons became available, the oneklystron BPC [2] was converted into the standard twoklystron, BPC system. The systen consists of a three-stage BPC network, followed by a combiner, with its klystron drive and its load, and is shown in Fig. 1 .
If, and only if, the two input powers are equal, does a switchable ?r phase-shift (PSK) direct all of the input powers into one or into the other output port of each hybrid. But, as we shall now show, the deviation from this ideal is small even for large input power ratios. Using superposition and energy conservation one can show that the two output powers of a hybrid in terms of its two input powers are Here, r $ is the phase difference between the input fields.
We adjust the phase shifters so that 4 = O.Oo. Then Fig, 2 , lllust be equal, from its previous position was t,he delay, in the foriu of WR90 waveguide, added to path A. If bot.11 klystrons are t.ra.verses both paths, and, therefore, it was used to ad-;t, t,lle delay of two to make equal to each on then bot.11 markers will appea.r and will coincide wlieir Path A and pat!li B t8iiiie delays are equal.
illputs to hybrid 1, wllicll ape also illputs to lnodulatioll of THREE-STAGE BPC.
The coding for a. three-stage BPC aiid the resulting phase det.ect.ed waveforms are shown in Fig. 3 . We have a three-stage BPC followed by a. coinbiner. The t.ime delay of the last delay line, and hence the duration of t,he out<piit pulse, is '70 11s. The esperiinentally obtained output,s art' shown i n Fig. 4 . The a.mplit.ude and phase of t,he comhinrr output. pulse art' sho\\~n in Fig. 5 Figure 6 . Two-stage BPC outputs.
The three-st,age BPC network presents a match to tlie I;Iyst,rons no matter what the setting of the phase shifters or t.lie input modulation (see Fig. 1 ). With two-stage modiila.t,ioii turned on, adjust 41 to minimize HlOB during t=O I O (,=4. Then adjust 42 to minimize H20B during t=4 to I = 6 , During t=6 to t=8, both inputs to H3 are 4 units Iiigh and 2 units wide. Adjust 4 3 t,o combine the powi'rs at, H30B. This output is 2 units (140 lis) wide and 8 iiiiit,s high pulse. Hybrid 4 divides tlie its input power at 113IB into two equal 4-unit high a t H40A a.nd at H40B. \'\% still have a two-stage BPC, each klystron output is qua.drupled and its pulse width reduced by a factor of 4. Ijut, the combiner is neutralized by a divider. The experiiiic~nt,ally obtained outputs are shown in Fig. 6 . With some I I iinor mecahnical niodifica.tion we can send t,he combined I \vo-st,age BPC outputs directly into the bunker t,o the a.cl,l.lrrat,or section input, as indica.ted i n Fig 
COMPARISM WITH SLED-I1
For t,lie SLAC three-st.age BPC, t,he measured conibined power divitled by the power per klyst,ron was 8. It, probably ca.n be increased to 10 with ininor modifica.tions. A klystron out,piit, pulse widt,li of GOO ns niea.ns an 8:l compression fact,or for a 70 ns structure iiiput pulse, and 5:l for a. 140 lis st,ructure input pulse. The ideal SLED-I1 power gain is about ha.lf t,he actual BPC ga.in. Hence, for the sa,me lilyst,ron power and pulse width, the gradients attainable wit.li SLED-I1 a.re about, l / f i t81iat of the BPC. Of course. one can combine t.he outputs of two klystrons and r e d t,he same gradient, as with the BPC. But, this would require thi, installat3ioii of another high power hj,-brid. With the B PC. t.he combiner is a,llready in pla.ce.
The delay liue t,iiiie dehys are Td = (Pg + I)T, for t,hr BPC and T.j = 7,, for SLED-11. For Pg = 2, the BPC requires lmlf t.he SLED-I1 dela; line length per klystron, and its efficiency is loo%# rat,lier t,ha.n the 78% for SLED-11. The required line t.liat t,ra.nsniit,s power t.0 the second acce1era.-t,or sect,ion can lw macle part of the delay line. Pra.ctical efficiencies grea.ter t h a n 90%) a,re a.chievable. The lengt,li of the delay line per klyst,ron for a. two-st,a.ge BPC!. is 1.5 times t,li at. of' SLED-I I.
